• Verification Engineer - ASIC/RTL/Verilog Jobs in Bangalore,India

  • Rishyaa Digicorp

Job Description:

Design Requirements [3-5 Years - 8 positions; 5-10 Years - 2 positions]


Candidate will be responsible for running the implementation flows like PLDRC(Spyglass - Pre Layout Design Rule Checks), CDC(0-in CDC Clock Domain Crossing) and Low Power flows( CLP, Unified Power Flow), Sanity simulations runs and release flows to SoC


- 3-10 years of experience in ASIC development

- Expertise in Low power flows for CLP, UPF ( Cadence low power, Unified power format)

- Experience in formal verification with Cadence LEC

- Experience in Spyglass Lint/CDC checks and waiver creation

- Experience in RTL HDL languages Verilog/VHDL

- Understanding of RTL to GDS flow

- Expertise in Perl, TCL language is a plus

- Previous experience in QC flow is a plus

Profile Summary:

Employment Type : Full Time
Salary : Not Mentioned
Deadline : 20th Feb 2020

Key Skills:

Company Profile:

Not Mentioned

Why not try out our free online tutorials and gain an edge?

People who search this job also searched for the following Keywords

All rights reserved © 2018 Wisdom IT Services India Pvt. Ltd DMCA.com Protection Status