Job Description:

Other Locations

Job Type Experienced Hire

STA Engineer
You will be responsible for but not limited to Static Timing Analysis(STA) and timing closure of multi-million gate SOC designs in advanced process nodes 10nm or later brining in differentiation to push the performance targets You will be working closely with SOC architects and design team to understand the timing specifications , clocking architecture , DFX architecture, external interface AC timing requirements, etc As part of the SOC timing closure, you will be working closely with Place & Route engineers to provide timing budgets , placement guidelines and support partition level timing signoff
- Experience Timing & Noise Signoff at block level or Full chip level on advanced process nodes
- Should have a clear understanding of Crosstalk delay/noise, Timing derates, AOCV/POCV concepts and its impact of design closure
- Should have worked on Timing ECO generation in multi-voltage designs
- Experience with Industry Timing signoff tools like Primetime / Tempus is a must
- Team player, with good problem solving and communication skills
- Automation skills in PERL and/or TCL and/or Shell* is an added plus

Qualifications

Masters/Bachelors in the fields of electrical/electronic/computer engineering/science
- 10 years of experience in Static Timing Analysis (STA)
-Demonstrated ability to develop Timing constraints at Full chip level
- Demonstrated ability to work with RTL and DFT teams
- Demonstrated ability in Timing closure of multimillion gate SOC design
- Understanding of synthesis process and ability to automate the scripts required for STA

Inside this Business Group
Emerging Growth Incubation (EGI) Group is responsible for creating an environment within Intel to generate new billion-dollar businesses leveraging Intels competitive advantages We focus on new business opportunities and identify, incubate and scale the next big thing for Intel

Legal Disclaimer

Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status

It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intels offices for various positions and further requiring them to deposit money to be eligible for the interviews We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money We would urge people interested in working for Intel, to apply directly at wwwjobsintelcom and not fall prey to unscrupulous elements

IN Experienced Hire JR0126269 Bangalore

Profile Summary:

Employment Type : Full Time
Eligibility : Any Graduate
Industry : IT-Hardware/Networking
Functional Area : IT Software : Software Products & Services
Role : Software Engineer
Salary : As per Industry Standards
Deadline : 12th Aug 2020

Key Skills:

These are some of our most popular tutorials

People who search this job also searched for the following Keywords

Salary trends based on over 1 crore profiles

View Salaries

All rights reserved © 2020 Wisdom IT Services India Pvt. Ltd DMCA.com Protection Status